



## SOFTWARE DEFINED RADIO


USR SDR WORKSHOP, SEPTEMBER 2017

PROF. MARCELO SEGURA

SESSION 3: PHASE AND FREQUENCY SYNCHRONIZATION


# TUNNING

- Tuning, consist on selecting the right value for the LO and the appropriated sampling rate.
- All the tuning parameters are setup on Simulink block.
- You should be carful with the LO difference between SDR boards.
- On B200, the sample rate is defined by the relation between clock and up/down sampling.




# THE SYNC PROBLEM

- Channel effects: A) Propagation delay B) frequency shift
- If we could consider No delay, always we have difference between LOs.




# PROPAGATION DELAY

- If TX and RX are fixed position, we always have fixed phase offset.




# FREQUENCY SHIFT

- If TX and RX moves, there will be a time variance phase shift that is equivalent to a frequency shift.
- Doppler effect.



# HARDWARE EFFECTS

- LO change over time due to: temperature, manufacture process, ageing and others.
- Example: error of 5000ppm,  $f_1=100,5\text{MHz}$ ,  $f_2=99,5\text{MHz}$ ,  $F_c=100\text{MHz}$





# COHERENT DEMODULATOR

- Demodulate with an LO that is not exactly the same....problems, so **Solutions:**

- Option 1: TX the carrier like DSB-TC (pros/con)

- Option 2: **Recovering the carrier from the modulated signal.**

- Modulated Signal (DSB-SC)

$$m(t) = \frac{A}{2} \left[ \sin(2\pi(f_c + f_b)t) - \sin(2\pi(f_c - f_b)t) \right]$$


- Demodulated Signal

$$x(t) = \cos(2\pi(f_c + f_\Delta)t) \times \frac{A}{2} \left[ \sin(2\pi(f_c + f_b)t) - \sin(2\pi(f_c - f_b)t) \right]$$

$$u(t) = \frac{A}{4} \sin(2\pi(2f_c + f_\Delta + f_b)t) - \frac{A}{4} \sin(2\pi(f_\Delta - f_b)t) - \frac{A}{4} \sin(2\pi(2f_c + f_\Delta - f_b)t) + \frac{A}{4} \sin(2\pi(f_\Delta + f_b)t)$$

*lowpass filtered term*


*lowpass filtered term*



$$u(t) = \frac{A}{4} \left[ \sin(2\pi(f_b + f_\Delta)t) + \sin(2\pi(f_b - f_\Delta)t) \right]$$

# PHASE LOCK LOOP, REVIEW

- The PLL is the fundamental component on every coherent receiver.
- PLL:
  - Phase Detector: the output is proportional to the phase difference between received signal and locally generated.
  - Controlled Oscillator: it is a VCO for analog receiver and NCO for digital receiver.
  - Loop filter: Filter acts upon the output of the Phase Detector to remove unwanted high frequency terms, and produce the signal that drives the VCO or NCO.






# PHASE DETECTOR

- The phase error is proportional to the phase difference:
- Implemented as a multiplier.
- If the difference is small, the mixing approach to the difference.

$$\theta_e(t) = K_p \left( \theta_i(t) - \theta_o(t) \right)$$



$$y(t) = x(t) \times s(t)$$

$$= \cos(2\pi f_i t + \theta_i(t)) \times -\sin(2\pi f_o t + \theta_o(t))$$

$$y(t) = \underbrace{\frac{1}{2} \sin(\theta_i(t) - \theta_o(t))}_{\text{low frequency term}} - \underbrace{\frac{1}{2} \sin(4\pi f_i(t) + \theta_i(t) + \theta_o(t))}_{\text{high frequency term}}$$

$$y(t) \approx \frac{1}{2} (\theta_i(t) - \theta_o(t))$$

# LOOP FILTER

- The design of the loop filter is vital in defining the overall characteristics and behavior of the PLL.
- The PLL type corresponds to the number of integrators in the loop, including the one that add the VCO/NCO.


PLL Type	Integrators		
	VCO/NCO	Loop Filter	Total
Type 1	1	0	1
Type 2	1	1	2
Type 3	1	2	3

# CONTROLLED OSCILLATOR

- The VCO control signal is the filtered phase difference  $v(t)$

- The estimated phase at instant “t” is :
$$\hat{\theta}(t) = k_o \int_0^t v(t) dt$$
- $k_o$  is the sensibility of VCO


$$c(t) = \cos\left(2\pi f_o t + \hat{\theta}(t)\right)$$



# NCO: NUMERICALLY CONTROLLED OSCILLATORS

- The digital version of VCO.

$$c[m] = \cos(2\pi f_o m T + \hat{\theta}[m])$$




$$\hat{\theta}[m] = K_o \sum_{m=0}^M v[m]$$

$$\hat{\theta}[m] = \hat{\theta}[m-1] + \mu[m]$$

$$\mu = \frac{2\pi f_d}{f_s}$$

- Different frequencies are created from different step size.




## NCO

- To follow a frequency change, an adjustment term is needed.

$$\hat{\theta}[m] = \hat{\theta}[m-1] + \mu[m]$$


$$\mu[m] = \mu_q + \mu_a[m]$$

$$\mu_a[m] = K_o v[m]$$



# NCO: IMPLEMENTATION ON FPGA

- The simplest operation inside FPGA could be up/down conversion to intermediate frequency.
- NCO are usually implemented on LUTs. Also called Digital Direct Synthesizer (DDS).




- The LUT has  $N=2^n$  size, where  $n$  is the number of bits that the accumulator generates.
- The amplitude resolution of the signal depends on the number of **outputs bits L**, and the frequency resolution depends on LUT size,  $n$ .




# NCO ON FPGA

- Frequency and amplitude resolution




# NCO ON FPGA

- Quantization effect, L



# NCO ON FPGA

- Frequency control is done by the **step** of Accumulator



# NCO ON FPGA

- The Accumulator step is determined by:

- N: number of entries on the LUT.
- F<sub>s</sub>: sampling frequency
- F<sub>d</sub>: desired frequency

$$\mu = N \frac{f_d}{f_s}$$

- Example 8 bits, N=256, f<sub>s</sub>=10MHz, f<sub>d</sub>=2.5MHz


$$\mu = 256 \frac{2.5\text{MHz}}{10\text{MHz}} = 64$$

- If we need 2.4MHz??

$$\mu = 256 \frac{2.4\text{MHz}}{10\text{MHz}} = 61.44 \dots$$

- We need to add a fractional part to the ACC.
- The step will have an integer and a fractional part [n:b]
- $\mu = 61.4375$  [8:4]

$$\mu \frac{f_s}{N} = 2,399,902\text{Hz}$$




# NCO ON FPGA

- Frequency resolution: depends on steps differences.

$$\Delta\mu = \frac{1}{2^b}$$

- The fractional bits should be selected following the desired frequency resolution.




- Frequency resolution  $\Delta f_a$ :

$$\Delta f_a = \Delta\mu \frac{f_s}{N} = \frac{f_s}{2^b N}$$

# NCO ON FPGA

- Truncated error: if the step is  $\mu=1.7$ , then spurious appear due to truncate.



Sample	Accum.	Address
0	0	0
1	1.7	1
2	3.4	3
3	5.1	5
4	6.8	6
5	8.5	8
6	10.2	10
7	11.9	11
8	13.6	13
9	15.3	15
10	1.0	1
11	2.7	2
12	4.4	4
13	6.1	6
14	7.8	7







# NCO ON FPGA

- TRUNCATED ERROR due to small N.
- $F_s$ : 100kHz,  $f_d$ : 24.3kHz,  $N$ :6,  $[n:b]=[6:16]$ ,  **$L=32$**




# NCO ON FPGA

- QUANTIZATION ERROR, small  $L$
- $f_s$ : 100kHz,  $f_d$ : 24.3kHz,  $L$ :8,  $[n:b]=[12:16]$





# NCO ON FPGA

- SFDR: Range free of spurious frequencies
- GSM requires 110Db of SFDR




# NCO ON FPGA

- Increase LUT size N help, but **cost a lot**.
- Better solution: add a dither signal to **break the quantization error**.
- Usually the number of dither bits is equal to fractional bits, **b=d**




# NCO ON FPGA

- DIRECT DIGITAL SYNTHESIZER




# LOOP FILTERS TYPES



Type 1  
Loop Filter



Type 2  
Loop Filter






Type 3  
Loop Filter








# DESIGN PARAMETERS

- Time to achieve lock, depends on the step size.
- Steady state error, depends on the number of integrators and how the input signal change.
- Tracking capabilities, deepens on the PLL type.





# DAMPING RATIO

- $\zeta < 1$  under-damped       $\zeta > 1$  over damped       $\zeta = 1$  critically damped
- The damping factor, or damping *ratio*, relates to the transient behavior of the PLL as it achieves phase lock.
- Typical value is 0,707




# BANDWIDTH

- The bandwidth refers to the range of frequencies over which the PLL operates
- At lower BW, bigger transient time at bigger BW lower transient. Cons: more noise into the PLL.



# COSTAS LOOP

- It is a type of PLL used on AM-DSB-SC demodulation. Also used on M-PSK demodulations.
- It is based on the sin vs cos orthogonality.
- Principal advantage is its double sensibility .  $\sin(2(\theta_i - \theta_f))$
- Especially useful for Doppler effect correction.





$$\hat{I}(t) = A(t) \cos(\phi - \hat{\phi})$$

$$\hat{Q}(t) = A(t) \sin(\phi - \hat{\phi})$$

$$\begin{aligned} e(t) &= A^2(t) \cos(\phi - \hat{\phi}) \sin(\phi - \hat{\phi}) \\ &= \frac{1}{2} A^2(t) \sin(2(\phi - \hat{\phi})) \end{aligned}$$

# COSTAS LOOP FPGA IMPLEMENTATION

- Decision Direct PLL



# COSTAS LOOP EXAMPLE

- 4QAM RX/TX

